Balancing Logic Utilization and Area Eeciency in Fpgas
نویسندگان
چکیده
In this paper we outline a procedure to determine appropriate partitioning of programmable logic and interconnect area to minimize overall device area across a broad range of benchmark circuits. To validate our design approach, FPGA layout tools which target devices with less that 100% logic capacity have been developed to augment existing approaches that target fully-utilized devices. These tools have been applied to FPGA and reconngurable computing benchmarks which range from simple state machines to pipelined datapaths. In general, it is shown that the minimum area point for architectures similar to those available from Xilinx Corporation falls below the 100% logic utilization point for many circuits.
منابع مشابه
Balancing Logic Utilization and Area Efficiency in FPGAs
In this paper we outline a procedure to determine appropriate partitioning of programmable logic and interconnect area to minimize overall device area across a broad range of benchmark circuits. To validate our design approach, FPGA layout tools which target devices with less that 100% logic capacity have been developed to augment existing approaches that target fully-utilized devices. These to...
متن کاملAdvantages of Heterogeneous Logic Block Architectures forFPGAs
Most FPGAs use an array of identical logic blocks, largely because such devices are easy to design. Previous studies on logic block architecture, however, have concluded that while 4-input lookup tables (4-LUTs) make eecient use of area Rose90] Koul92], signiicantly more coarse-grain blocks such as 5-LUTs, 6-LUTs and 7-LUTs are superior in terms of system speed Koul91] Sing91] Sing92]. These re...
متن کاملBalancing Interconnect and Computation in a Reconfigurable Computing Array
FPGA users often view the ability of an FPGA to route designs with high LUT (gate) utilization as a feature, leading them to demand high gate utilization from vendors. We present initial evidence from a hierarchical array design showing that high LUT utilization is not directly correlated with efficient silicon usage. Rather, since interconnect resources consume most of the area on these device...
متن کاملThe Triptych FPGA architecture
Field-programmable gate arrays (FPGAs) are an important implementation medium for digital logic. Unfortunately, they currently suffer from poor silicon area utilization due to routing constraints. In this paper we present Triptych, an FPGA architecture designed to achieve improved logic density with competitive performance. This is done by allowing a per-mapping tradeoff between logic and routi...
متن کاملLogic Circuit Design Implementation on FPGA at Reduced Dynamic Power Consumption
This paper introduces a new technique for reducing glitches in logic circuits implemented on Field Programmable Gate Arrays (FPGAs). The technique is based on the principles of path balancing. The main objective was to achieve glitch minimization which, in turn would reduce dynamic power during routing on FPGAs. The glitch aware routing was adopted for simulations tests. The input paths to look...
متن کامل